



March 30, 2001

0405 7335

To: Commissioner of Patents and Trademarks Washington, D.C. 20231

Fr: George O. Saile, Reg. No. 19,572

20 McIntosh Drive

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 09/759,909 01/16/01

Victor Seng Keong Lim, Feng Chen, Lap Chan, Wang Ling Goh

EXTENDED POLY BUFFER STI SCHEME

Grp. Art Unit:

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

- U.S. Patent 5,506,168 to Morita et al., "Method for Manufacturing Semiconductor Device", teaches various methods of forming shallow trench isolation.
- U.S. Patent 5,006,482 to Kerbaugh et al., "Forming Wide Dielectric-Filled Planarized Isolation Trenches in Semi-conductors", teaches polysilicon over oxide and etchback.

- U.S. Patent 5,712,185 to Tsai et al., "Method for Forming Shallow Trench Isolation", discloses an STI process in which a polysilicon or oxide layer is used to improve the STI recessed edge.
- U.S. Patent 5,229,316 to Lee et al., "Semiconductor Processing Method for Forming Substrate Isolation Trenches", teaches a STI process where a sacrificial nitride layer is formed over a polysilicon layer.
- U.S. Patent 5,837,612 to Ajuria et al., "Silicon Chemical Mechanical Polish Etch (CMP) Stop for Reduced Trench Fill Erosion and Method for Formation", teaches an STI process using a polysilicon layer as a polish stop.
- U.S. Patent 5,872,045 to Lou et al., "Method for Making an Improved Global Planarization Surface by Using a Gradient-Doped Polysilicon Trench-Fill in Shallow Trench Isolation", teaches filling a STI region with polysilicon.
- U.S. Patent 4,307,180 to Pogge, "Process of Forming Recessed Dielectric Regions in a Monocrystalline Silicon Substrate", teaches a polysilicon layer and an etchback process to prevent dishing.

U.S. Patent 6,080,637 to Huang et al., "Shallow Trench Isolation Technology to Eliminate a Kink Effect", discloses a process for creating an insulator filled, shallow trench, in a semiconductor substrate, in which the insulator layer in the shallow trench, is not exposed to procedures used to remove defining composite insulator layers.

Sincerely,

Stephen B. Ackerman, Reg. No. 37761

rm PTO-1	449			3			Doctor (Humber (Opecnes)	141	المنسنة	
5THEQF	MATI	ОN	DIS	SCI.	OSUBE (HOITATIC	CS-00-1	5	09/75	9-909
716.E.	NI.	AN	AF	PLI	CATION		Lydemi Victor	Seng	Keong	Lim eta
R 0 6 2001	e Vso sos	roral s	shool	s il no	cossay)		Faing Date	01	ואט זא מאו	
Į.	9		<u>.</u>			U. S'. PATE	ENT DOCUMENTS		**************************************	
MADELLARIE	00004	ומו	HOUL	вел	ם אדנ		ıwı	CUL	macma	A YALUOLUTIS VOMOLOTIS
	50	Ola	Ju	x 2	4/9/91	Kerbau	oh et al.	437	67	10/25/89
 -	1 1 1	- 1	1 1	- 1	1 1	1 11	$^{\circ}$ L $^{\circ}$	438	424	11.00
· · · · · · · · · · · · · · · · · · ·					6/27/00		Ci ai.			
					12/20/8		<u> </u>	430	314	8/22/8
					4/9/96		a et al.	437	67	10/1/94
	57	12	1	85	1/27/98	Tsac e	et al.	437	67	4/23/91
 	52	29	3	16	7/20/93	lee e	t al.	437	67	4/16/92
	58	37	را (1 2	11/19	Ajuri	a et al.	438	697	8/1/97
	58	78	<u> ১</u> ০	45	2/16/99	Lou e	tal.	438	432	7/14/9
			_					_	_	
] _									
									·	<u> </u>
	Ţ				T	FOREIGN P.	ATENT DOCUMENT	`S .		T
· · · · · · · · · · · · · · · · · · ·	DOCULENT NUMBER				OATE	COUNTRY		cuss	SUBCUSS	YES NO
· ·										
						OTHER DOC	CUMENTS (Induded)	Lutror, Title, t	Dato, Portinord	Pagos, Elc.)
-								•		· ·
									•	
								-		•
	-									
E/11	1.		-				Talwa asii isa	·		
C(177HAEU							DATE CONSIDERED			
							t			